# DaeBond 3D<sup>TM</sup> High Value Thin Wafer Support Technology for 3DIC

Jared Pettit, Alex Brewer, David Young, Alman Law, and John Moore Daetec, LLC

October 2014





#### New Wafer Process for 3DIC

#### Technology Abstract


- DaeBond 3D<sup>TM</sup> is a disruptive technology
- Device wafers are planarized
- De-bonding occurs passively by capillary-action
- Carrier release is <15min on a film frame.</li>
- Batch driven in a simple wet bench
- Throughput defined by cassette & tank size





#### Daetec's Enabling Technologies Processing Thin Display Substrates

#### **Thin Glass**













#### **OLED Films**











#### Daetec's Enabling Technologies Processing Semiconductor Substrates



# **Process Development**




**Materials Study** 



**Thin Substrates** 



**Process Control** 




**Bond/De-bond** 



**Adhesion Tuning** 




**Novel Processes** 




**Technology Transfer - Training** 



# World of Temporary Bonding





Work Unit	Market	<b>DaeCoat</b> <sup>TM</sup>	Method
Organic Film	OLED, flexible displays	350	Cure on carrier, bond w/pressure
Organic Film (cast)		310	Cure on carrier, cast & cure liquid
Thin glass	TFT LCD	350	Cure on carrier, bond w/pressure
Foil	OLED, flexible displays	350	Cure on carrier, bond w/pressure
Wafer	3DIC	350, 615, 620	Planarize wafer w/550, cure on carrier, bond w/pressure
Die (chip)		350	Cure on carrier, bond w/pressure






#### **Thin Substrate Market Drivers**

- Electronics trending thinner
- Smart phones, tablets, etc.
- Diced chips are stacked
- Stacked chips used in all functional devices
- Extremely fragile
- Requires a temporary support









# **3DIC Technology Status**

- Panel of experts\*:
  - 3DIC is a top industry challenge
  - Devices ≤30nm require flip-chip/bump contacts
  - Tool costs are high, low throughput
  - 450mm scaling is unknown
- IMAPS-AZ\*\*:
  - Yield is key driver to cost
  - Technology governs yield

\*Semicon 2013 IMEC, Leti, Sematech, Franhofer, SUNY (2013)

\*\*SavanSys Solutions, LLC (2014)



# Temporary Thin Substrate Support


- Adhesive: Mount device wafer to carrier
- Carrier: Silicon or glass, sapphire
- <u>Temporary</u>: Meet mechanical and chem. resistance, seal front side, remove
- <u>Backside processing</u>: Insert connections (lithography, etch, metallize)
- <u>Debond</u>: simple, low cost, substrate safe
- Cleaning: complete, no residue






# **Supporting Thin Wafers**

- Wafers thinned to <100um</li>
- Carriers are required
- Bonding to carriers is standardized
- Debonding generates problems, is the process bottleneck










# Thin Wafers Require Support

Full thickness ~ 700um

Thinned ~ 100um




Stress introduction causes wafer bow





# **Temporary Bonding Process**








# **Existing Technologies**

Supplier	Product	Chemistry	Thermo- reaction	De-bond	Process Type
BSI	WaferBond 1M	Rubber	Plastic	Chem. diffusion w/perf. carriers, thermal slide, ZoneBond	Single & batch (perf. carrier)
3M	LTHC <sup>TM</sup> & LC-series	Acrylic	Set	Laser assisted debond + peel	Single
DuPont	HD <sup>IM</sup> 3000- series	Polyimide	Plastic	Chem. diffusion w/perf. carriers, laser ablation	Single
TMAT	Release layer + adhesive	Silicone	Set	Pull-apart	Single
Dow- Corning	WL-series adhesive + release layer	Silicone	Set	Pull-apart	Single
TOK	Zero Newton	Urethane	Plastic	Chem. diffusion w/perf. carriers	Batch (perf. carrier)
DOW	Cyclotene	BCB	Set	Chem. diffusion w/perf. carriers	Batch (perf. carrier)





# Roadmap to Dicing







#### Barriers to 3DIC

- Single wafer process, perforated carrier
- Low yield physical stress to device wafer
- Low throughput have 8-12 wph, want 20
- Unsupported thin substrate
- Cleans not compatible with tape film frame
- High tool cost
- Carrier not recyclable
- Not scalable





# DaeBond 3D<sup>TM</sup>


Benefits	Explanation	
High Yield	Planarized layer – protects features, DIW soluble	
	Continued support – film frame	
	Passive de-bond – no mechanical slide, peel, pull, or burning	
Adhesive	Chemical & thermal resistant, soluble in tape-safe chemistry	
Simple & low-cost tool	De-bonding conducted within common wet-bench	
High Throughput	100wph baseline	
Taped film frame	Compatible with tape-safe de-bond chemistry, DIW cleans	
Porous carrier recycle	No cleans required, 10 cycles before re-apply	
Scalable	Penetration/saturation is non-linear relative to substrate size;	
	de-bond time increases by a minor factor	
Green process	Tape-safe de-bond, DIW cleans	





# **Typical Process**


#### **Recycle Carriers**








#### **Porous Carrier Wafers**








#### Formation of Porous Carrier



**Apply Coating to Si Wafer** 




Porosity production during cure





# Porosity Method (Wick)


- Daetec's method
- Application related to porosity



2014 San Diego IMAPS Conference












# **Planarization Coating**

- Planarizing over topography
- Achieves >100um thick coatings
- Rigid to protect during grind & handling
- Inert, non-crosslinking, no reaction with metals, organic materials
- Thermal resistance >300C
- DIW soluble, removed in tank #2






# **Planarization Coating**








# Porous Carrier & Sealed System






Bonded & Sealed System







## De-Bonding & Cleans



#### Affix to Film Frame for Debond



Film frame attach Bonded stack




Daetec single wafer fixture





# Debond Fixture for Multiple Wafers




- Open-body design to allow chemistry circulation
- •Bonded film frame rings are vertically loaded into slots






#### Passive De-Bond from Film-Frame







# De-Bond & Cleaning Process







### Demo in Daetec's Tool




#### Wafer capability:

- 6"
- 8"
- 12"






#### **Tool Demonstration**




Fixture w/film frame



Operation in wet bench tool



# Process – Debond/Cleans




Slide/Debond + Clean

Max 20 wph



SW
Debond &
Cleans



Batch Demount & Cleans

Min 100 wph



Batch
Debond &
Cleans
(Wet Bench)





# COO by SEMI E35

- Ratio of technologies
- Cancel out several variables

#	Definition	COO <sub>2</sub> vs. COO <sub>1</sub>	Explanation
F\$	Fixed Costs	$F\$_1 = \$1.5m = 5 X R\$_1 (yr1)$ $F\$_2 = \$0.75m = 2.5 X R\$_2 (yr1)$	Tool represented as materials cost
R\$	Recurring Costs	$R\$_2 = R\$_1 = \$300K/yr$	Materials costs same; 12,000 wpy @ \$25/w
Y\$	Yield Cost (scrap)	Y\$ <sub>2</sub> = Y\$ <sub>1</sub> = 0	Assume no loss
L	<b>Equipment Life</b>	$L_2 = L_1$	Same life
Т	Throughput	T <sub>2</sub> = 5 X T <sub>1</sub>	batch vs SW = 5 X T <sub>1</sub>
Υ	Composite Yield	$Y_2 = Y_1$	Same yield
U	Utilization	$U_2 = U_1$	Same maintenance

$$COO = \frac{F\$ + R\$ + Y\$}{L \times T \times Y \times U}$$

$$\frac{COO_2}{COO_1} = \frac{DaeBond 3D}{Existing Technology}$$

$$\frac{COO_2}{COO_1} = \frac{F\$_2 \times T_1}{F\$_1 \times T_2} = \frac{F\$_2}{F\$_1 \times 5}$$

$$\frac{COO_2}{COO_1} = 10\%$$






# **Improved Cost of Ownership**

Parameter	Existing	DaeBond 3D™
Adhesive	Thermoplastic/set	Thermoset
Carrier	Si or glass	Composite Carrier
Materials	Adhes./recycled Si carrier/ cleans	Adhes./recycled carrier/ cleans
Cost per wafer (\$USD)	\$130	\$30
Coating Application	Spin	Spin
Thermal Resistance (C)	200-250	>250
Yield – debond sensitive	Thermal slide, peel, laser	Passive, chem. diffusion
De-bond tool type	Single Wafer	Batch; wet bench
Tool cost (\$USD)	8m	<0.5m
Throughput (wph)	<20	≥100
Finish on tape frame	No	Yes





34







# COO<sub>2</sub>/COO<sub>1</sub> Comparison Results

Comparison of COO Technologies	Tool costs 1) \$1.5m 2) \$0.75m	Tool costs 1) \$3m 2) \$0.5m
COO <sub>2</sub> /COO <sub>1</sub>	~10%	~3%





# Summary

- DaeBond 3D is a disruptive tech for 3DIC
- Technology uses a converted porous carrier
- Porosity allows passive wafer de-bonding
- De-bonding occurs on film-frame tape
- Process finishes in a film-frame cassette
- Throughput is defined by cassette size and flow, minimum 100wph





#### Contact for More Information

- DAETEC provides development, consulting, and technical training/support to solve manufacturing problems and introduce new options of doing business.
- Diversified Applications Engineering Technologies (DAETEC) Camarillo, CA (USA) (805) 484-5546

imoore@daetec.com; www.DAETEC.com



