

Substrate Temporary Bonding Supporting Post-Processing Applications

Jared Pettit, Alex Brewer, Alman Law,
and John Moore
Daetec, LLC

IMAPS International Symposium on Microelectronics
October 2015



Contents

1. Temporary Bonding
2. Adhesive Types & Properties
3. Substrate Characterization
4. Bonding & Debonding
5. Case Histories
6. Summary



Temporary Bonding




2015 IMAPS International Symposium



Thin Substrate Market Drivers

- Electronics trending thinner
- Smart phones, tablets, etc.
- Diced chips are stacked
- Stacked chips used in all functional devices
- Extremely fragile
- Requires a temporary support




Bow/Warp Introduction

Bowing – observed internal stress, metal layers


Full thickness ~ 700um

Thinned ~ 100um




Wafer Bow

Temporary Bonding





Temporary Bonding





**Glass &
Ceramic Pieces**

Wafers



Panels & displays

Components



Films & coatings


Adhesive Types & Properties



2015 IMAPS International Symposium




Silicone Thermoset (catalytic)



Resin monomer (MW & shape)


Free-Radical



Activator monomer (MW & shape)


Silicone Polymer

Acrylic Thermoset (Free-radical)



Adhesive in Several Forms


Liquid




Gel




Film




Tape Designs



Transfer Tape




Adhesive on
backing



Composite
Adhesive



Peripheral Bond



- The adhesive may be applied on the edges of the carrier – known as *peripheral bond*
- Thin substrate is bonded onto carrier
- Adhesive undergoes heat cure

★ 7.periph. bond


Peel Testing




90 degree peel
Orientation

- 90° Peel test following ASTM protocol
 - 5 mm/s peel speed
 - 1 cm cut width
 - Use of Mark 10 motorized force test stand and M5-10 force gauge with MESUR™ gauge software.

Peel Graph of PCA120612-001




Effects of Post-Bake on Outgassing from Vinyl Silicone




Adhesion vs. Formulation

- Adhesion force is tuned by formulation




Adhesion vs. Cure Mechanism

- Reaction speed plays a role in adhesion




Adhesion vs. Thickness

- Adhesion increases with thickness




Adhesion vs. Bonding Pressure

- Adhesion force increases with pressure




Adhesion vs. Process Temp

- Adhesion force increases with temperature



Adhesion vs. Substrate

- Adhesion force dependent upon substrate



Adhesive Qualities by Application

Application	Modulus	Adhesion	Thermal	Uniformity
Mechanical (e.g. thinning)	↑	↑	↔	↑
Vacuum (i.e. PVD, plasma etch)	↔	↔	Tool dependent	↔
Dielectric cure and/or material anneal	↔	↔	↑	↔

Full process:



Thinning + backside Process + PI curing	↑	↑	↑	↑
Flexible display (poly-Si anneal)	↔	↔	↑	↑
Pkg EMI Shielding (low temp PVD)	↔	↔	↔	↔

Substrate Characterization





Wafers

- Wafers thinned to $<100\mu\text{m}$
- Carriers are required
- Debonding generates problems, can be a bottleneck, high cost, and source of yield loss




Carriers


- Silicon
- Glass
- Sapphire
- Tape



Porous Carriers




Perforated Glass, 50 μm



Divots from glass pores

Surface Scan shows the divots from glass pores




Black: Surface Scan of Perforated carrier
Red: Surface Scan of ground wafer with perforated carrier

Porous Carrier


Benefits

- Thermal & chemical resistant
- Simple bond, high adhesion
- Accepts many adhesive types
- Passive debond (chemical diffusion)
- Device wafer on film frame
- Recycle >10X




Porous Metal Carrier

Polishing to TTV



Surface Treatment



Wetting

Without Exclusion Layer




No wetting

With Exclusion Layer


Bonding & Debonding



Peel De-bond Mechanics



Peel Configurations




Area Peel


Vs.


Line Peel

Very finite




- Line peel separates from adhesive in specific zone
- Adhesion force is lower, shear, and stress






Equivalent Deflection at Different Distances



Relative Peel Force







Lowest


Med-Low

Medium

High




Controlled Adhesion: Roll Peel




Must Be Custom Equipment


Roll-Tool Mechanics



Performance




Roll-Tool Repeatability




* Cure Program: 150C(10min), 350C (15min) based on TGA Results



Engineering Polymers



Typical PI Transparency Thermal Trend




Case Histories




Ex. 1 – Die bond on TSI BGA


- Thin Silicon Interposer (TSI)
- Substrate ~100um thickness
- Underlying bumps ~100um height





Adhesive Application and Bonding





Post-Bonding Process



Adhesive Planarization




No adhesive





Adhesive

~75%
Bump
height


Planarization and Thermal




- Voids -



Serious Damage




No Voids




No Damage

Porous Carrier

Porosity higher for inside material (A). Outer coating (B) is lower porosity




$A = 0.5 - 0.8\text{mm}$
 $B = 0.1 - 0.25\text{mm}$
 $C = 0.5 - 1\text{mm}$




Porous Carrier

TSI on adhesive

Results – baseline TSI




Results – Bonded TSI




Variation <12 μm



Profilometry Measurement of Bow vs. Process Condition



#	Type
1, 2, F	Peripheral
NW	Porous Subst




Ex. 2 – Wafer support (solar)



Temporary Bond – Solar


- 4um thin wafer
- Urethane thermoplastic
- Liquid adhesive – proof of concept, complete process development, tooling
- Film adhesive, converted/stamped, roll-to-roll operation on a panel operation

Liquid Conversion to Film




Ex. 3 – Curved Display

- Cast liquid PI substrate
- Adhesive cured on glass carrier
- Lift-off/peel force tuned for HVM needs




PI or Similar Coating

Daetec's Polyimide






Adhesive Force of DaeCoat™ 315 With Daetec's PI



Typical Thin Substrate Support

- Tape
- Vacuum Chuck
- Carrier & Adhesive




- CONFIDENTIAL -




Ex. 4 – EMI Shielding on Devices


- Cast liquid PI substrate
- Adhesive cured on glass carrier
- Lift-off/peel force tuned for HVM needs




LGA (flat metal pads)



Size 25 X 25mm









BGA (>200um metal balls)




Bottom must be protected

Small Devices for Thermal Processing


Appearance of Bottom

Name	#1	#2	#3
Dimension	0.95cm x 0.95cm	1.65cm x 1.15cm	0.95cm x 0.95cm
Overview			
Microscopic Picture			


BGA Pkg Description




Many packages exist



Bottom (balls) & top




Size 25 X 25mm (above)
Can be much smaller




Top (black epoxy)

Bottom (balls)
Topography <300um




Bottom must be protected

EMI Shielding



Bottom (balls)

Top (black epoxy)




**Top (and sides)
must be coated
with EMI
shielding metal**




**Bottom
must be
protected
from EMI
coating**

EMI Shielding




Top is an
epoxy molding
compound




EMI Shielding
Metal coatings
3-6um Cu
~0.2um "sandwich" – top
& bottom of Cu (Ti or SUS)


EMI Shielding




Current Process Flow




Component Bonding




Surface Scan (Bottom of Substrate #1)



Surface Scan (Top of Substrate #1)



Substrate Description



Warpage = substrate variation, edge to center
(no topography)

Peak to valley = min to max (with topography)

Ability to Bond & Seal w/Topography

Use of various DaeCoat products

Substrate	Peak to Valley (μm)	Warpage (μm)	Adhesive thickness $<60\mu\text{m}$	Adhesive thickness $>60\mu\text{m}$
#1	55	35	B	B
#2	14	<5	A	A
#3	26	23	B	B

A= Bond + Edge Seal (Ideal Process)

B= Bond



Summary

- Temporary bonding applied to wafers, displays, and devices – substrate support
- Must characterize substrate
- Choose adhesive and match to process needs
- Results suggest adhesive and carriers are demonstrated for substrates 4-10um, flexible, crystalline, using chemical and mechanical debond

Contact for More Information

- DAETEC provides development, consulting, and technical training/support to solve manufacturing problems and introduce new options of doing business.
- Diversified Applications Engineering Technologies (DAETEC)

Camarillo, CA (USA) (805) 484-5546

jmoore@daetec.com; www.DAETEC.com

